UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P O Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/807,796	03/23/2004	Martin Langhammer	15114H-073600US	4384

26059   7590   02/20/2009
TOWNSEND AND TOWNSEND AND CREW LLP/ 015114
TWO EMBARCADERO CENTER
8TH FLOOR
SAN FRANCISCO, CA 94111-3834

EXAMINER
YAARY, MICHAEL D

ART UNIT	PAPER NUMBER
2193	

MAIL DATE	DELIVERY MODE
02/20/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
Office Action Summary	10/807,796	LANGHAMMER, MARTIN
	Examiner	Art Unit	
	MICHAEL YAARY	2193	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE **3** MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on <u>03 December 2008</u>.

2a) ☒ This action is **FINAL**.   2b) ☐ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) <u>1-35</u> is/are pending in the application.

     4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) <u>1-35</u> is/are rejected.

7) ☐ Claim(s) _____ is/are objected to.

8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.

     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

     a) ☐ All   b) ☐ Some * c) ☐ None of:

         1. ☐ Certified copies of the priority documents have been received.

         2. ☐ Certified copies of the priority documents have been received in Application No. _____.

         3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

     * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.

4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____

5) ☐ Notice of Informal Patent Application

6) ☐ Other: _____.

DETAILED ACTION

1.   Claims 1-35 are pending in the application.

Claim Rejections - 35 USC § 112

2.   The following is a quotation of the second paragraph of 35 U.S.C. 112:

> The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3.   Claims 34 and 35 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite and unclear.

(i)   Claim 34, line 5 recites "a fourth" but does not specify what the fourth is referring to. Examiner believes applicant means to recite "a fourth register" and will be interpreted as such for examination purposes.

(ii)   Claims 34 and 35 recite limitations beginning with "two first multiplexers...two third multiplexers...and two fourth multiplexers." It is unclear as how the jump is made from "first" to "third" multiplexers since there is no "second multiplexers" recited in either claim 34, 35 or claim 1 from which they depend.

Claim Rejections - 35 USC § 103

4.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5.   Claims 1-6, 11-19, 24-27, and 31-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyse (US Pat. 5,446,651) in view of Callhoun et al. (hereafter Callhoun)(US Pat. 3,752,971) Yu (6,523,055) and Langhammer et al. (hereafter Langhammer)(US Pat. 6,693,455).

6.   Moyse and Yu were cited in the previous office action dated 08/05/2008.

7.   **As to claims 1 and 14,** Moyse discloses a multiplication circuit, comprising a 2N-bit multiplier, wherein the multiplication circuit has a second long word length multiplication mode, wherein a short word length is N and a long word length is 2N, wherein N is an integer (abstract), and wherein:

in the second mode for multiplying two 2N-bit numbers, wherein a third long word length is multiplicand is formed from a first pair of short word length words and a fourth long word length multiplicand is formed from a second pair of short word length words and subsequently the third and fourth long word length multiplicands are multiplied together using the 2N-bit multiplier to form a 4N-bit result (column 5, lines 26-41).

8.   Moyse does not disclose a first short word length multiplication mode and in the first mode for multiplying two N-bit numbers, a first long word length multiplicand and a

second long word length multiplicand are multiplied together using the 2n-bit multiplier

to form a 4N-bit result.

However, Callhoun discloses a first short word length multiplication mode and in

the first mode for multiplying two N-bit numbers, a first long word length multiplicand

and a second long word length multiplicand are multiplied together using the 2n-bit

multiplier to form a 4N-bit result (abstract and column 8, lines 15-18).

9.   Therefore, it would have been obvious to one of ordinary skill in the art at the

time of the invention to modify the teachings of Moyse by utilizing multiplication

techniques in which a 4n-bit result is outputted, as taught by Callhoun, for the benefit of

performing high speed multiplication of two N-bit numbers.

10.   The combination of Moyse and Callhoun do not disclose that in the first mode, a

first long word length multiplicand is formed from a first short word length multiplicand,

and a second long word length multiplicand is formed from a second short word length

multiplicand.

However, in an analogous art, Yu discloses a first long word length multiplicand

is formed at the first 2n-bit input from a first short word length multiplicand, and a

second long word length multiplicand is formed at the second 2n-bit input from a second

short word length multiplicand (Column 6, line 54-column 7, line 7 disclose a multiplier

circuit in which multiplicands generate intermediate products wherein sign extension

and zeroing are performed to properly align the intermediate products for multiplication. Thus, analogously, these extending techniques may be implemented at the first and second 2n-bit inputs in the teachings of Moyse, to extend two N bit short words into long word lengths).

11.   Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention, to modify the teachings of Moyse, by extending and zeroing multiplicands in a multiplication circuit, as taught by Yu, for the benefit of effectively aligning two N-bit multiplicands in a first multiplication state. Furthermore, extending would allow for multiplication to be performed in any sized multiplier.

12.   The combination of Moyse, Callhoun and Yu do not disclose a first register that stores N bits and that has an output couple with a first 2N-bit input of the 2N-bit multiplier; a second register that stores N bits and that has an output coupled with a second 2N-bit input of the 2N-bit multiplier; and a first and second 2N-bit accumulation unit, each having an input connected to an output of the 2N-bit multiplier.

        However, Langhammer discloses a first register that stores N bits and that has an output couple with a first 2N-bit input of the 2N-bit multiplier; a second register that stores N bits and that has an output coupled with a second 2N-bit input of the 2N-bit multiplier; and a first and second 2N-bit accumulation unit, each having an input connected to an output of the 2N-bit multiplier (column 6, lines 11-30 and column 7, lines 24-49).

13.   Therefore, it would have been obvious to one of ordinary skill in the art at the

time of the invention to modify the teachings of Moyse, Callhoun, and Yu, by

implementing particular registers and accumulation units, as taught by Langhammer, for

the benefit of reducing resource utilization (Langhammer, lines 54-56).

14.   **As to claim 26,** the claim is rejected for the same reasons as claim 1 and 14

above.

15.   **As to claims 2 and 15,** the combination of Moyse, Callhoun, Yu, and

Langhammer disclose in the first mode, the first long word length multiplicand is formed

as a sign extended version of the first short word length multiplicand, and the second

long word length multiplicand is formed as a sign extended version of the second short

word length multiplicand (Yu, column, 6, lines 54-58 disclose sign extension of a

multiplicand, but not necessarily performed on both multiplicands. However, it would

have been obvious to one of ordinary skill in the art to apply sign extension to the

multiplicands as necessary for correct aligning.).

16.   **As to claims 3 and 16,** the combination of Moyse, Callhoun, Yu, and

Langhammer disclose in the first mode, the first long word length multiplicand is formed

from the first short word length multiplicand plus zeroes as the most significant bits, and

the second long word length multiplicand is formed from the second short word length

multiplicand plus zeroes as the most significant bits, such that the multiplication result includes an unsigned product of the first and second short word length multiplicands (Yu, column 6, lines 54-58 disclose sign-extension performed, but does not explicitly disclose the sign-extending includes adding zeroes to the most significant bits. However, it is well-known knowledge in the art, that sign-extension on binary values is done by adding zeroes the most significant bits to increase the number of bits of a binary number. Thus, it would have been obvious to one of ordinary skill in the art to apply zeroes as the most significant bits of the first and second short word lengths as necessary, to correct aligning.).

17.   **As to claims 4 and 17,** the combination of Moyse, Callhoun, Yu, and Langhammer disclose in the first mode, the first long word length multiplicand is formed from the first short word length multiplicand plus zeroes as the least significant bits, and the second long word length multiplicand is formed from the second short word length multiplicand plus zeroes as the least significant bits, such that the upper bits of the multiplication result contain the product of the first and second short word length multiplicands (Yu, column 6, lines 58-61 disclose zeroing least significant bits of a multiplicand, but not necessarily performed on both multiplicands. However, it would have been obvious to one of ordinary skill in the art to apply zeroing to the multiplicands as necessary for correct alignment.).

18.   **As to claims 5 and 18,** the combination of Moyse, Callhoun, Yu, and

Langhammer disclose in the second mode, second words of the first and second pairs

of short word length words are stored in respective registers, before the third and fourth

long word length multiplicands are multiplied together (Moyse, column 12, line 65-

column 13, line 13 discloses registers in a hardware floating point calculation unit, thus

storing the necessary values used in the circuit for multiplying.).

19.   **As to claims 6 and 19,** the combination of Moyse, Callhoun, Yu, and

Langhammer disclose a register file, from which the first and second short word length

multiplicands, and the first and second pairs of short word length words, can be

retrieved (Moyse, column 12, line 65-column 13, line 13).

20.   **As to claim 27,** the combination of Moyse, Callhoun, Yu, and Langhammer

disclose in the second mode of operation, the fifth and sixth data words of the first

length are stored in respective multiplication registers after retrieval from the register file

(Moyse, column 12, line 65-column 13, line 13).

21.   **As to claims 11, 12, 24, 25, 31 and 32,** the combination of Moyse, Callhoun, Yu,

and Langhammer disclose the short word length is 16 bits or 18 bits, and the long word

length is 32 or 36 bits (Moyse, abstract discloses a 2n multiplier for multiplication of n

and 2n bits. Thus, it would have been obvious to one of ordinary skill in the art at the

time of the invention to utilize any range of n bits and 2n bits accordingly as can fit in the data memory.).

22.   **As to claim 13,** the claim is rejected for the same reasons as claims 1 and 3 above.

23.   **As to claim 33,** the combination of Moyse, Callhoun, Yu, and Langhammer disclose the first 2N-bit accumulation unit receives the 2N most significant bit from the 2N-bit multiplier, and wherein the second 2N-bit accumulation unit receives the 2N least significant bits from the 2N-bit multiplier (Langhammer, column 7, lines 25-49).

24.   Claims 7 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyse in view of Callhoun, Yu and Langhammer as applied to claims 6 and 19 above, and further in view of Henderson et al. (hereafter Henderson)(US Pat. 6,484,194).

25.   Henderson was cited in the previous action dated 08/05/2008.

26.   **As to claims 7 and 20,** the combination of Moyse, Callhoun, Yu and Langhammer do not disclose the register file is a dual ported register file, such that:

In the first mode, the first and second short word length multiplicands can be retrieved at the same time, and in the second mode, first words of the first and second

pairs of short word length words can be retrieved at a first time, and second words of the first and second pairs of short word length words can be retrieved at a second time.

However, Henderson discloses a dual ported register file (column 13, lines 39-44), such that:

In the first mode, the first and second short word length multiplicands can be retrieved at the same time, and in the second mode, first words of the first and second pairs of short word length words can be retrieved at a first time, and second words of the first and second pairs of short word length words can be retrieved at a second time (Column 13, lines 39-61 and figure 5b disclose a multiplication circuit utilizing dual ported registers to access data in different cycles. Thus, when combined with the teachings of Moyse, Callhoun, Yu and Langhammer, may be implemented to read different word sets and the same or different times.

27.   Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the teachings of Moyse, Callhoun, Yu, and Langhammer, by implementing a dual ported register file, as taught by Henderson, for the benefit of maintaining fast execution time in the multiplier circuit.

28.   Claims 8-10, 21-23, and 28-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moyse in view of Callhoun, Yu and Langhammer as applied to claims 1, 14, and 26 above, and further in view of Bosshart (US Pat. 4,754,421).

29.   Bosshart was cited in the previous action dated 08/05/2008.

30.   **As to claims 8, 21 and 28,** the combination of Moyse, Yu and Lee do not

disclose first and second long word length accumulators, for receiving the multiplication

results.

However, in an analogous art, Bosshart discloses first and second long word

length accumulators, for receiving the multiplication results (Column 3, lines 2-8 and

figure 1 disclose accumulators A and B receiving multiplication results, and when

combined with the teachings of Moyse, Callhoun, Yu and Langhammer, can be

implemented as long word length accumulators accordingly.).

31.   Therefore, it would have been obvious to one of ordinary skill in the art at the

time of the invention to modify the teachings of Moyse, Callhoun, Yu and Langhammer,

by implementing first and second accumulators, as taught by Bosshart, for the benefit of

immediately being able to store multiplication results.

32.   **As to claims 9, 22, and 29,** the combination of Moyse, Yu, Lee and Bosshart

disclose in the second mode, the result of multiplying together third and fourth long word

length multiplicands can be divided between the first and second long word length

accumulators (Bosshart, column 4, lines 25-54).

33.   **As to claims 10, 23, and 30,** the combination of Moyse, Yu, Lee and Bosshart

disclose in the second mode, a selected part of the result of multiplying together the

third and fourth long word length multiplicands can be stored in a selected one of the

first and second long word length accumulators (Bosshart, column 4, lines 25-54).

Allowable Subject Matter

34.   Claims 34 and 35 would be allowable if rewritten to overcome the rejection(s)

under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of

the limitations of the base claim and any intervening claims.

Response to Arguments

35.   Applicant's arguments with respect to claims 1-35 have been considered but are

moot in view of the new ground(s) of rejection.

Conclusion

36.   Applicant's amendment necessitated the new ground(s) of rejection presented in

this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37

CFR 1.136(a).

       A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL YAARY whose telephone number is (571)270-1249. The examiner can normally be reached on Monday-Friday, 8:00 a.m - 5:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lewis Bullock can be reached on (571) 272-3759. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/M. Y./
Examiner, Art Unit 2193

/Lewis A. Bullock, Jr./
Supervisory Patent Examiner, Art Unit 2193